# 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance 


#### Abstract

General Description The MAX9242/MAX9244/MAX9246/MAX9254 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/ LVTTL outputs. A separate parallel-rate LVDS clock provides the timing for deserialization. The MAX9242/ MAX9244/MAX9246/MAX9254 feature spread-spectrum capability, allowing the output data and clock frequency to spread over a specified range to reduce EMI. The sin-gle-ended data and clock outputs are programmable for a frequency spread of $\pm 2 \%, \pm 4 \%$, or no spread. The spread-spectrum function is also available when the MAX9242/MAX9244/MAX9246/MAX9254 operate in non-DC-balanced mode. The modulation rate of the spread is 32 kHz for a 33 MHz LVDS clock input and scales linearly with frequency. The single-ended outputs have a separate supply, allowing +1.8 V to +5 V output logic levels. The MAX9254 features high output drive current for both data and clock outputs for faster transition times in the presence of heavy capacitive loads. The MAX9242/MAX9244/MAX9246/MAX9254 feature pro-gram-mable DC balance, allowing isolation between a serializer and deserializer using AC-coupling. The MAX9242/MAX9244/MAX9246/MAX9254 operate with the MAX9209/MAX9213 serializers and are available with a rising-edge strobe (MAX9242) or falling-edge strobe (MAX9244/MAX9246/MAX9254). The LVDS inputs meet ISO 10605 ESD specifications with $\pm 30 \mathrm{kV}$ Air-Gap Discharge and $\pm 6 \mathrm{kV}$ Contact Discharge ratings.


| Applications |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Automotive Navigation Systems |  |  |  |  |
| Automotive DVD Entertainment Systems |  |  |  |  |
| Digital Copiers |  |  |  |  |
| Laser Printers |  |  |  |  |
| Selector Guide |  |  |  |  |
|  |  |  | FREQUEN | CY RANGE |
| PART | $\underset{\text { EDGE }}{\text { STROBE }}$ | OVERSAMPLING | NON-DC BALANCE (MHz) | $\begin{gathered} \hline \text { DC } \\ \text { BALANCE } \\ \text { (MHz) } \\ \hline \end{gathered}$ |
| MAX9242 | Rising | Yes | 20 to 40 | 16 to 34 |
| MAX9244 | Falling | Yes | 20 to 40 | 16 to 34 |
| MAX9246 | Falling | No | 8 to 20 | 6 to 18 |
| MAX9254 | Falling | Yes | 20 to 40 | 16 to 34 |

Features

- Programmable $\pm 4 \%, \pm 2 \%$, or OFF Spread-Spectrum Output for Reduced EMI
- Programmable DC-Balanced or Non-DC-Balanced Modes
- DC Balance Allows AC-Coupling for Wider Input Common-Mode Voltage Range
- Spread Spectrum Operates in DC-Balanced or Non-DC-Balanced Mode
- High Output Drive (MAX9254)
- $\quad$ / 4 Deskew by Oversampling
(MAX9242/MAX9244/MAX9254)
- 16MHz-to-34MHz (DC-Balanced) and 20MHz-to40MHz (Non-DC-Balanced) Operation (MAX9242/MAX9244/MAX9254)
-6MHz-to-18MHz (DC-Balanced) and 8MHz-to-20MHz (Non-DC-Balanced) Operation (MAX9246)
- Rising-Edge (MAX9242) or Falling-Edge (MAX9244/MAX9246/MAX9254) Output Strobe
- High-Impedance Outputs when PWRDWN is Low Allow Output Busing
- Separate Output Supply Allows Interface to +1.8V, $+2.5 \mathrm{~V},+3.3 \mathrm{~V}$, and +5V Logic
- LVDS Inputs Meet ISO 10605 ESD Protection at $\pm 30 \mathrm{kV}$ Air-Gap Discharge and $\pm 6 \mathrm{kV}$ Contact Discharge
- LVDS Inputs Meet IEC 61000-4-2 Level 4 ESD Protection at $\pm 15 \mathrm{kV}$ Air-Gap Discharge and $\pm 8 \mathrm{kV}$ Contact Discharge
- LVDS Inputs Conform to ANSI TIAVEIA-644 Standard - +3.3V Main Power Supply

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | PKG <br> CODE |
| :---: | :---: | :--- | :--- |
| MAX9242EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |
| MAX9242GUM | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |
| MAX9244EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |
| MAX9244GUM | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |
| MAX9246EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |
| MAX9246GUM | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |
| MAX9254EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP | $U 48-1$ |

Devices are available in lead-free packaging. Specify lead free by adding a symbol at the end of the part number when ordering.

Pin Configuration appears at end of data sheet.

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

## ABSOLUTE MAXIMUM RATINGS

```
(All voltages referenced to GND.)
VCc, LVDSVCc, PLLVCc ..................................-0.5V to +4.0V
VCco..
-0.5V to +6.0V
RxIN_, RxCLKIN_ .............................................-0.5V to +4.0V
PWRDWN ........................................................0.5V to +6.0V
SSG, DCB...................................................... to (VCC + 0.5V)
RxOUT_, RxCLKOUT ...............................5V to (VCCO + 0.5V)
Continuous Power Dissipation ( }\mp@subsup{T}{A}{}=+7\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ )
    48-Pin TSSOP (derate 16mW/o}\textrm{C}\mathrm{ above +70' C) ........ 1282mW
ESD Protection
Human Body Model (RD = 1.5k \Omega, CS = 100pF)
    All Pins to GND
        ................................................. }2.5\textrm{FkV
```

| IEC 61000-4-2 ( $\mathrm{RD}_{\mathrm{D}}=330 \Omega$, $\left.\mathrm{CS}^{\text {s }}=150 \mathrm{pF}\right)$ |  |
| :---: | :---: |
| VDS Inputs to GND (Air-Gap Discharge) |  |
| LVDS Inputs to GND (Contact Discharge). | kV |
| ISO 10605 ( $\mathrm{RD}_{\mathrm{D}}=2.0 \mathrm{k} \Omega$, $\mathrm{Cs}=330 \mathrm{pF}$ ) |  |
| LVDS Inputs to GND (Air-Gap Discharge)................... $\pm 30 \mathrm{kV}$ |  |
| LVDS Inputs to GND (Contact Discharge)..................... $\pm 6 \mathrm{kV}$ |  |
| Operating Temperature Range |  |
| Storage Temperature Range .......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Junction Temperature |  |
| Lead Temperature (soldering, 10s) .............................. $300^{\circ}$ |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=L V D S V C C=P L L V C C=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{C C O}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high; SSG $=$ high, open, or low; $\mathrm{DCB}=$ high or low, differential input voltage $\mathrm{IV}_{I D} \mid=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{C M}=\operatorname{IV} \mathrm{V}_{\mathrm{ID}} / 21$ to $2.4 \mathrm{~V}-\mathrm{IV}$ ID $/ 2 \mathrm{I}$, unless otherwise noted. Typical values are at $\left.\mathrm{V}_{C C}=\mathrm{V}_{C C O}=\mathrm{LVDSV}_{C C}=\mathrm{PLLV}_{C C}=+3.3 \mathrm{~V}, \mathrm{IV}_{\mathrm{ID}} \mathrm{I}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)($ Notes 1,2$)$


# 21－Bit Deserializers with Programmable Spread Spectrum and DC Balance 

## DC ELECTRICAL CHARACTERISTICS（continued）

$\left(V_{C C}=L V D S V C C=P L L V C C=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{VCCO}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high；SSG $=$ high，open，or low； $\mathrm{DCB}=$ high or low，differential input voltage IV ID $=0.05 \mathrm{~V}$ to 1.2 V ，input common－mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\mathrm{IV}$ ID $/ 21$ ，unless otherwise noted．Typical values are at $\left.\mathrm{V}_{C C}=\mathrm{V}_{C C O}=\mathrm{LVDSV}_{C C}=P L L V_{C C}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.2 \mathrm{~V}, \mathrm{~V}_{C M}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)($ Notes 1,2$)$


## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{LVDSV}_{C C}=\mathrm{PLLV}_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high; $\mathrm{SSG}=$ high, open, or low; $\mathrm{DCB}=$ high or low, differential input voltage IV ID $=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\mathrm{I} \mathrm{V}_{\mathrm{ID}} / 21$ to $2.4 \mathrm{~V}-\mathrm{IV} \mathrm{VD} / 21$, unless otherwise noted. Typical values are at $\left.\mathrm{V}_{C C}=\mathrm{V}_{C C O}=\mathrm{LVDSV}_{C C}=P L L V_{C C}=+3.3 \mathrm{~V}, \mathrm{IV} \operatorname{ID} \operatorname{I}=0.2 \mathrm{~V}, \mathrm{~V}_{C M}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)($ Notes 1,2$)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Impedance Output Current | IOZ | $\overline{\text { PWRDWN }}=$ low, $\mathrm{V}_{\text {OUT }}=-0.3 \mathrm{~V}$ to ( $\mathrm{VCCO}+0.3 \mathrm{~V}$ ) |  | -30 |  | +30 | $\mu \mathrm{A}$ |
| Output Short-Circuit Current (Note 5) | Ios | $\begin{aligned} & \mathrm{V} \text { CCO }=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \\ & \mathrm{~V} \text { OUT }=0 \mathrm{~V} \end{aligned}$ | RxCLKOUT (Note 4) | -10 |  | -40 | mA |
|  |  |  | RxOUT_ | -5 |  | -20 |  |
|  |  | $\begin{aligned} & \mathrm{VCCO}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{VOUT}=0 \mathrm{~V} \end{aligned}$ | RxCLKOUT (Note 4) | -28 |  | -75 |  |
|  |  |  | RxOUT_ | -13 |  | -37 |  |
| Output Short-Circuit Current (MAX9254) (Note 5) | Ios | $\begin{aligned} & \mathrm{V} \text { CCO }=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \\ & \mathrm{~V} \text { OUT }=0 \mathrm{~V} \end{aligned}$ | RxOUT_ | -16 |  | -51 | mA |
|  |  |  | RxCLKOUT (Note 4) |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{VCCO}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{VOUT}=0 \mathrm{~V} \end{aligned}$ | RxOUT_ | -34 |  | -93 |  |
|  |  |  | RxCLKOUT (Note 4) |  |  |  |  |
| LVDS INPUTS (RxIN_, RxCLKIN_) |  |  |  |  |  |  |  |
| Differential Input High Threshold | $\mathrm{V}_{\text {TH }}$ | (Note 6) |  |  |  | 50 | mV |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ | (Note 6) |  | -50 |  |  | mV |
| Input Current | IIN+, IIN- | $\overline{\text { PWRDWN }}=$ high or low |  | -25 |  | +25 | $\mu \mathrm{A}$ |
| Power-Off Input Current | IINO+, İNO- | VCC $=$ VCCO $=0 \mathrm{~V}$ or open |  | -40 |  | +40 | $\mu \mathrm{A}$ |
| Input Resistor 1 | RIN1 | $\overline{\text { PWRDWN }}=$ high or low, $\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{CCO}}=0 \mathrm{~V}$ or open, Figure 1 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 42 |  | 78 | k $\Omega$ |
|  |  |  | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 42 |  | 85 |  |
| Input Resistor 2 | RIN2 | $\overline{\text { PWRDWN }}=$ high or low, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=0 \mathrm{~V}$ or open, Figure 1 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 246 |  | 410 | k $\Omega$ |
|  |  |  | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 246 |  | 440 |  |

## AC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=L V V D S V C C ~_{C}=P L L V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=$ high; $\mathrm{SSG}=$ high, open, or low; $\mathrm{DCB}=$ high or low, differential input voltage IV ID $=0.1 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\mid \mathrm{V}_{\mathrm{ID}} / 2 \mathrm{l}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=\mathrm{LVDSV} \mathrm{VC}=\mathrm{PLLV} \mathrm{VC}=+3.3 \mathrm{~V}, \mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 6, 7, 8)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Rise Time | CLHT | $0.1 \times \mathrm{V}_{\mathrm{cc}} \text { to } 0.9 \times \mathrm{V}_{\mathrm{cco}},$ Figure 3 | RxOUT_ | 2.9 | 4.7 | 6.5 | ns |
|  |  |  | RxCLKOUT | 2.0 | 3.3 | 4.1 |  |
| Output Fall Time | CHLT | $0.9 \times \mathrm{V}_{\mathrm{CcO}} \text { to } 0.1 \times \mathrm{V}_{\mathrm{CCO}},$ <br> Figure 3 | RxOUT_ | 2.1 | 3.0 | 4.2 | ns |
|  |  |  | RxCLKOUT | 1.10 | 1.94 | 2.70 |  |
| Output Rise Time (MAX9254) | CLHT | $0.1 \times \mathrm{V}_{\mathrm{CCO}}$ to $0.9 \times \mathrm{V}_{\mathrm{CCO}}$, Figure 3 | RxOUT_ | 1.4 | 2.2 | 3.3 | ns |
| Output Fall Time (MAX9254) | CHLT | $0.9 \times V_{C C O} \text { to } 0.1 \times V_{C C O}$ <br> Figure 3 | RxCLKOUT | 1.1 | 1.8 | 2.8 | ns |
| RxIN Skew Margin (Note 9) | RSKM | DC-balanced mode, | 16 MHz | 2560 | 3142 |  | ps |
|  |  | Figure 4 | 34 MHz | 900 | 1386 |  |  |
|  |  | Non-DC-balanced mode, Figure 4 | 20 MHz | 2500 | 3164 |  |  |
|  |  |  | 40 MHz | 960 | 1371 |  |  |

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

## AC ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=L V V D S V C C ~_{C}=P L L V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=$ high; $\mathrm{SSG}=$ high, open, or low; $\mathrm{DCB}=$ high or low, differential input voltage $\mathrm{I} \mathrm{V}_{\text {ID }} \mid=0.1 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\text {ID }} / 2\right|$ to $2.4 \mathrm{~V}-\mid \mathrm{V}_{\text {ID }} / 2 \mathrm{l}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{CCO}}=\operatorname{LVDSV} \mathrm{CC}=\mathrm{PLLVCC}=+3.3 \mathrm{~V}, \mathrm{IV}_{\mathrm{ID}} \mathrm{I}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)(\mathrm{Notes} 6,7,8)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RxCLKOUT High Time | RCOH | Figures 5a, 5b |  | $\begin{aligned} & 0.35 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxCLKOUT Low Time | RCOL | Figures 5a, 5b |  | $\begin{aligned} & 0.35 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxOUT Setup to RxCLKOUT | RSRC | Figures 5a, 5b |  | $\begin{gathered} 0.3 \times \\ \text { RCOP } \end{gathered}$ |  |  | ns |
| RxOUT Hold from RxCLKOUT | RHRC | Figures 5a, 5b |  | $\begin{aligned} & 0.45 x \\ & \text { RCOP } \end{aligned}$ |  |  | ns |
| RxCLKIN to RxCLKOUT Delay | RCCD | SSG = low, Figures 6a, 6b |  | $\begin{gathered} 4.5+ \\ \text { (RCIP / 2) } \end{gathered}$ | $\begin{gathered} 6.5+ \\ \text { (RCIP / 2) } \end{gathered}$ | $\begin{gathered} 8.2+ \\ (\mathrm{RCIP} / 2) \end{gathered}$ | ns |
| Deserializer Phase-LockedLoop Set | RPLLS | Figure 7 |  |  |  | $\begin{gathered} 65,600 \times \\ \text { RCIP } \end{gathered}$ | ns |
| Deserializer Power-Down Delay | RPDD | Figure 8 |  |  |  | 100 | ns |
| Deserializer Phase-LockedLoop Set from SSG Change | RPLLS2 | Figure 9 |  |  |  | $\begin{gathered} 32,800 \times \\ \text { RCIP } \end{gathered}$ | ns |
| Spread-Spectrum Output Frequency | frxCLLKOUT | SSG = high, <br> Figure 10 | Maximum output frequency | $\begin{aligned} & \text { frxCLKIN } \\ & +3.6 \% \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \mathrm{f}_{\mathrm{RxCLKIN}} \\ +4.0 \% \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{f}_{\mathrm{RxCLKIIN}} \\ +4.4 \% \\ \hline \end{gathered}$ | MHz |
|  |  |  | Minimum output frequency | frxCLKIN - 4.4\% | $\begin{aligned} & \text { fRxCLKIN } \\ & -4.0 \% \end{aligned}$ | frxCLKIN - 3.6\% |  |
|  |  | SSG = open, <br> Figure 10 | Maximum output frequency | $\begin{aligned} & \text { fRxCLKIN } \\ & +1.8 \% \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { fRxCLKIN } \\ & +2.0 \% \end{aligned}$ | $\begin{gathered} \text { frxCLKIN } \\ +2.2 \% \\ \hline \end{gathered}$ |  |
|  |  |  | Minimum output frequency | $\begin{aligned} & \text { fRxCLKIN } \\ & -2.2 \% \end{aligned}$ | $\begin{aligned} & \text { fRxCLKIN } \\ & -2.0 \% \end{aligned}$ | $\begin{gathered} \text { fRxCLKIN } \\ -1.8 \% \end{gathered}$ |  |
|  |  | SSG = low |  | frxCLKIN |  | frxCLKIN |  |
| Spread-Spectrum Modulation Frequency | fSSM | Figure 10 |  |  | $\begin{gathered} \mathrm{f}_{\mathrm{RxCLKIN}} / \\ 1016 \end{gathered}$ |  | Hz |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground, except $V_{T H}$ and $V_{T L}$.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: To provide a mid level, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current must be less than $\pm 10 \mu \mathrm{~A}$.
Note 4: RxCLKOUT limits are scaled based on RxOUT_ measurements, design, and characterization data.
Note 5: One output shorted at a time. Current out of the pin.
Note 6: $\mathrm{V}_{T H}, \mathrm{~V}_{\mathrm{TL}}$, and $A C$ parameters are guaranteed by design and characterization, and are not production tested. Limits are set at $\pm 6$ sigma.
Note 7: $C_{L}$ includes probe and test jig capacitance.
Note 8: RCIP is the period of RxCLKIN. RCOP is the period of RxCLKOUT.
Note 9: RSKM is measured with less than 150ps cycle-to-cycle jitter on RxCLKIN.

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

Test Circuits/Timing Diagrams


Figure 1. LVDS Input Circuits


Figure 2. Worst-Case Test Pattern


Figure 3. Output Load and Transition Times


Figure 4. LVDS Receiver Input Skew Margin


Figure 5a. Rising-Edge Output Setup/Hold and High/Low Times

# 21－Bit Deserializers with Programmable Spread Spectrum and DC Balance 

Test Circuits／Timing Diagrams（continued）


Figure 5b．Falling－Edge Output Setup／Hold and High／Low Times


Figure 6b．Clock－IN to Clock－OUT Delay（MAX9242）



Figure 6a．Clock－IN to Clock－OUT Delay（MAX9244／MAX9246／ MAX9254）


Figure 7．Phase－Locked－Loop Set Time

Figure 8．Power－Down Delay

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

$\qquad$ Test Circuits/Timing Diagrams (continued)


Figure 9. Phase-Locked-Loop Set Time from SSG Change


Figure 10. Simplified Modulation Profile

# 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance 

Typical Operating Characteristics
$\left(V_{C C}=P L L V C C=L V D S V C C=V_{C C O}=+3.3 V, C L=8 p F, \overline{P W R D W N}=\right.$ high, differential input voltage $I V_{I D} I=0.2 V$, input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, MAX9244/MAX9254, unless otherwise noted.)


## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

$\left(V_{C C}=P L L V_{C C}=L V D S V C C=V_{C C O}=+3.3 V, C_{L}=8 p F, \overline{P W R D W N}=\right.$ high, differential input voltage $I V_{I D} \mid=0.2 V$, input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, MAX9244/MAX9254, unless otherwise noted.)


## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | RxOUT17 | Channel 2 Single-Ended Outputs |
| 2 | RxOUT18 |  |
| $\begin{gathered} 3,25,32, \\ 38,44 \end{gathered}$ | GND | Ground |
| 4 | RxOUT19 | Channel 2 Single-Ended Outputs |
| 5 | RxOUT20 |  |
| 6 | SSG | Three-Level-Logic, Spread-Spectrum Generator Control Input. SSG selects the frequency spread of RxCLKOUT relative to RxCLKIN (see Table 3). |
| 7 | DCB | Three-Level-Logic, DC-Balance Control Input. DCB selects DC-balanced, non-DC-balanced, or reserved operation (see Table 1). |
| 8 | RxiNO- | Inverting Channel 0 LVDS Serial-Data Input |
| 9 | RxiN0+ | Noninverting Channel 0 LVDS Serial-Data Input |
| 10 | RxiN1- | Inverting Channel 1 LVDS Serial-Data Input |
| 11 | RxIN1+ | Noninverting Channel 1 LVDS Serial-Data Input |
| 12 | LVDSVCc | LVDS Supply Voltage. Bypass LVDSV $C C$ to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the pin as possible. |
| 13, 18 | LVDSGND | LVDS Ground |
| 14 | RxIN2- | Inverting Channel 2 LVDS Serial-Data Input |
| 15 | RxiN2+ | Noninverting Channel 2 LVDS Serial-Data Input |
| 16 | RxCLKIN- | Inverting LVDS Parallel-Rate Clock Input |
| 17 | RxCLKIN+ | Noninverting LVDS Parallel-Rate Clock Input |
| 19, 21 | PLLGND | PLL Ground |
| 20 | PLLVCc | PLL Supply Voltage. Bypass PLLVCc to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the pin as possible. |
| 22 | $\overline{\text { PWRDWN }}$ | 5V-Tolerant LVTTL/LVCMOS Power-Down Input. $\overline{\text { PWRDWN }}$ is internally pulled down to GND. Outputs are high impedance when PWRDWN = low or open. |
| 23 | RxCLKOUT | Parallel-Rate Clock Single-Ended Output. The MAX9242 has a rising-edge strobe. The MAX9244/MAX9246/ MAX9254 have a falling-edge strobe. |
| 24 | RxOUT0 | Channel 0 Single-Ended Outputs |
| 26 | RxOUT1 |  |
| 27 | RxOUT2 |  |
| 28, 36, 48 | Vcco | Output Supply Voltage. Bypass each $\mathrm{V}_{\mathrm{C}} \mathrm{CO}$ to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the pin as possible. |
| 29 | RxOUT3 | Channel 0 Single-Ended Outputs |
| 30 | RxOUT4 |  |
| 31 | RxOUT5 |  |
| 33 | RxOUT6 |  |

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 34 | RxOUT7 | Channel 1 Single-Ended Outputs |
| 35 | RxOUT8 |  |
| 37 | RxOUT9 |  |
| 39 | RxOUT10 |  |
| 40 | RxOUT11 |  |
| 41 | RxOUT12 |  |
| 42 | VCC | Digital Supply Voltage. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the pin as possible. |
| 43 | RxOUT13 | Channel 1 Single-Ended Output |
| 45 | RxOUT14 | Channel 2 Single-Ended Outputs |
| 46 | RxOUT15 |  |
| 47 | RxOUT16 |  |

Functional Diagram


# 21－Bit Deserializers with Programmable Spread Spectrum and DC Balance 

## Detailed Description

The MAX9242／MAX9244／MAX9246／MAX9254 deserialize three LVDS serial－data inputs into 21 single－ended LVC－ MOS／LVTTL outputs．The outputs are programmable for no spread or for a spread of $\pm 2 \%$ or $\pm 4 \%$ ，relative to the LVDS input clock frequency．The MAX9242／MAX9244／ MAX9254 operate at a parallel clock frequency of 16 MHz to 34 MHz in DC－balanced mode and 20 MHz to 40 MHz in non－DC－balanced mode．The MAX9246 operates at a 6 MHz －to－ 18 MHz parallel clock frequency in DC－balanced mode and 8 MHz －to－ 20 MHz parallel clock frequency in non－DC－balanced mode．DC－balanced or non－DC－bal－ anced operation is controlled by the DCB input．The MAX9242 has a rising－edge strobe and the MAX9244／ MAX9246／MAX9254 have a falling－edge strobe．

DC Balance（DCB） DC－balanced or non－DC－balanced operation is con－ trolled by the DCB input（see Table 1）．In the non－DC－ balanced mode，each channel deserializes 7 bits every cycle of the parallel clock．In DC－balanced mode， 9 bits are deserialized every clock cycle（7 data bits +2 DC－balanced bits）．The highest serial－data rate on each channel in DC－balanced mode is $34 \mathrm{MHz} \times 9=306 \mathrm{Mbps}$ ． In non－DC－balanced mode，the maximum data rate is $40 \mathrm{MHz} \times 7=280 \mathrm{Mbps}$ ．

## Table 1．DCB Function

| DCB INPUT LEVEL | FUNCTION |
| :---: | :--- |
| High | Non－DC－balanced mode |
| Mid | Reserved |
| Low | DC－balanced mode |

Data coding by the MAX9209／MAX9213 serializers（that are companion devices to the MAX9242／MAX9244／ MAX9246／MAX9254 deserializers）limits the imbalance of ones and zeros transmitted on each channel．If +1 is assigned to each binary 1 transmitted and -1 is assigned to each binary 0 transmitted，the variation in the running sum of assigned values is called the digital sum variation（DSV）．The maximum DSV for the data channels is 10．At most， 10 more zeros than ones，or 10 more ones than zeros，are ever transmitted．The maxi－ mum DSV for the clock channel is 5 ．Limiting the DSV and choosing the correct coupling capacitors maintain differential signal amplitude and reduces jitter due to droop on AC－coupled links．
To obtain DC balance on the data channels，the serial－ izer parallel data is inverted or not inverted，depending on the sign of the digital sum at the word boundary． Two complementary bits are appended to each group of 7 parallel－input data bits to indicate to the MAX9242／ MAX9244／MAX9246／MAX9254 deserializer whether the data bits are inverted（see Figures 11 and 12）．The deserializer restores the original state of the parallel data．The LVDS clock signal alternates duty cycles of 4／9 and 5／9 to maintain DC balance．

Spread－Spectrum Generator（SSG）
The MAX9242／MAX9244／MAX9246／MAX9254 single－ ended data and clock outputs are programmable for a variation of $\pm 2 \%$ or $\pm 4 \%$ around the LVDS input clock fre－ quency．The modulation rate of the frequency variation is 32.48 kHz for a 33 MHz LVDS clock input and scales lin－ early with the input clock frequency（see Table 2）．The spread spectrum can also be turned off．The output spread is controlled through the SSG input（see Table 3）．


Figure 11．Deserializer Serial Input in Non－DC－Balanced Mode

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance



TxIN_, DCA_, AND DCB_ ARE DATA FROM THE SERIALIZER.

Figure 12. Deserializer Serial Input in DC-Balanced Mode

## Table 2. Modulation Rate

| $\mathbf{f}_{\text {RxCLKIN }} \mathbf{( M H z )}$ | $\mathbf{f}_{\mathbf{M}} \mathbf{( k H z )} \mathbf{=} \mathbf{f}_{\text {RxCLKIN }} / \mathbf{1 0 1 6}$ |
| :---: | :---: |
| 6 | 5.91 |
| 8 | 7.87 |
| 10 | 9.84 |
| 16 | 15.75 |
| 18 | 17.72 |
| 20 | 19.68 |
| 33 | 32.48 |
| 34 | 33.46 |
| 40 | 39.37 |

## Table 3. SSG Function

| SSG INPUT LEVEL | FUNCTION |
| :---: | :--- |
| High | RxCLKOUT frequency spread <br> $\pm 4 \%$ relative to RxCLKIN |
| Mid | RxCLKOUT frequency spread <br> $\pm 2 \%$ relative to RxCLKIN |
| Low | No spread on RxCLKOUT <br> relative to RxCLKIN |

Note: RxOUT_ data outputs are spread because RxCLKOUT strobes the output of the FIFO.

To select the mid level, leave the input open, or if driven, put the driver output in high impedance. The driver highimpedance leakage current must be less than $\pm 10 \mu \mathrm{~A}$.
Any spread change causes a maximum delay time of $32,800 \times$ RCIP before output data is valid. When the spread amount is changed from $\pm 2 \%$ to $\pm 4 \%$ or viceversa, the data outputs go low for one delay time (see Figure 13). Similarly, when the spread is changed from no spread to $\pm 2 \%$ or $\pm 4 \%$, the data outputs go low for one delay time (see Figure 14). The data outputs continue to switch but are not valid when the spread amount is changed from $\pm 2 \%$ or $\pm 4 \%$ to no spread (see Figure 15). The spread-spectrum function is also available when the MAX9242/MAX9244/MAX9246/MAX9254 operate in non-DC-balanced mode.

Hot Swap When the MAX9242/MAX9244/MAX9246/MAX9254 are connected to an active serializer, they synchronize correctly. The PLL control voltage does not saturate in response to high-frequency glitches that may occur during a hot swap. The PWRDWN input on the MAX9242/MAX9244/MAX9246/ MAX9254 does not need to be cycled when these devices are connected to an active serializer.

## PLL Lock Time

The MAX9242/MAX9244/MAX9246/MAX9254 use two PLLs. The first PLL (PLL1) generates a $7 \times$ clock (non-DCbalanced mode) or a 9x clock (DC-balanced mode) from RxCLKIN for deserializing the LVDS inputs. The second PLL (SSPLL) is used for spread-spectrum modulation. During initial power-up, the PLL1 locks, and SSPLL locks immediately after. The PLL lock times are set by an internal counter. The maximum time to lock for each PLL is 32,800 clock periods. Power and clock should be stable to meet the lock time specification. After initialization, if the first PLL loses lock, it locks again and then the

## 21－Bit Deserializers with Programmable Spread Spectrum and DC Balance



Figure 13．Output Waveforms when Spread Amount is Changed


Figure 14．Output Waveforms when Spread is Added


Figure 15．Output Waveforms when Spread is Removed
spread－spectrum PLL locks immediately after（see Figure 16）．If the spread－spectrum PLL loses lock，it locks again with only one PLL lock delay（see Figure 17）．

## AC－Coupling Benefits

Bit errors experienced with DC－coupling（Figure 18） can be eliminated by increasing the receiver common－ mode voltage range through AC－coupling．AC－coupling
increases the common－mode voltage range of an LVDS receiver to nearly the voltage rating of the capacitor．The typical LVDS driver output is 350 mV centered on a 1.25 V offset voltage，making single－ended output voltages of 1.425 V and 1.075 V ．An LVDS receiver accepts signals from 0 to 2.4 V ，allowing approximately $\pm 1 \mathrm{~V}$ common－ mode difference between the driver and receiver on a

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance



Figure 16. Output Waveforms when PLL1 Loses Lock and Locks Again


Figure 17. Output Waveforms if Spread-Spectrum PLL Loses Lock and Locks Again

DC-coupled link $(2.4 \mathrm{~V}-1.425 \mathrm{~V}=0.975 \mathrm{~V}$ and $1.075 \mathrm{~V}-$ $0 \mathrm{~V}=1.075 \mathrm{~V}$ ). Common-mode voltage differences may be due to ground potential variation or common-mode noise. If there is more than $\pm 1 \mathrm{~V}$ of difference, the receiver is not guaranteed to read the input signal correctly and may cause bit errors. AC-coupling filters low-frequency ground shifts and common-mode noise and passes high-frequency data. A common-mode voltage difference up to the voltage rating of the coupling capacitor (minus half the differential swing) is tolerated. DC-balanced coding of the data is required to maintain the differential signal amplitude and limit jitter on an AC-coupled link. A capacitor in series with each output of the LVDS driver is sufficient for AC-coupling. However, two capacitors-one at the serializer output and one at the deserializer input-provide protection in case either end of the cable is shorted to a high voltage.

## Applications Information

## Selection of AC-Coupling Capacitors

Voltage droop and the DSV of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level.
The RC network for an AC-coupled link consists of the LVDS receiver termination resistor (RT), the LVDS driver output resistor (Ro), and the series AC-coupling capacitors (C). The RC time constant for two equal-value series capacitors is $\left(C \times\left(R_{T}+R_{O}\right)\right) / 2$ (Figure 19). The RC time constant for four equal-value series capacitors is $(\mathrm{C} \times(\mathrm{RT}+\mathrm{Ro})$ ) / 4 (Figure 20).

# 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance 



Figure 18. DC-Coupled Link, Non-DC-Balanced Mode
$\mathrm{R}_{\mathrm{T}}$ is required to match the transmission line impedance (usually $100 \Omega$ ) and $\mathrm{R}_{\mathrm{O}}$ is determined by the LVDS driver design (the minimum differential output resistance of $78 \Omega$ for the MAX9209/MAX9213 serializers is used in the following example). This condition leaves the capacitor selection to change the system time constant.
In the following example, the capacitor value for a $2 \%$ droop is calculated. Jitter due to this droop is then calculated assuming a 1 ns transition time:

$$
C=-\left(2 \times t_{B} \times D S V\right) /\left(\ln (1-D) \times\left(R_{T}+R_{O}\right)\right)(E q 1)
$$

where:
$\mathrm{C}=\mathrm{AC}$-coupling capacitor (F)
$\mathrm{t}_{\mathrm{B}}=$ bit time (s)
DSV = digital sum variation (integer)
In = natural log
$D=$ droop (\% of signal amplitude)
$\mathrm{R}_{\mathrm{T}}=$ termination resistor $(\Omega)$
Ro = output resistance ( $\Omega$ )
Equation 1 is for two series capacitors (Figure 19). The bit time ( $\mathrm{t}_{\mathrm{B}}$ ) is the period of the parallel clock divided by 9.

The DSV is 10. See equation 3 for four series capacitors (Figure 20).
The capacitor for $2 \%$ maximum droop at 16 MHz parallel rate clock is:

$$
\begin{aligned}
& C=-(2 \times \operatorname{tB} \times D S V) /\left(\ln (1-\mathrm{D}) \times\left(\mathrm{R} T+\mathrm{RO}_{\mathrm{O}}\right)\right) \\
& \mathrm{C}=-(2 \times 6.95 \mathrm{~ns} \times 10) /(\ln (1-0.02) \times(100 \Omega+78 \Omega)) \\
& C=0.038 \mu \mathrm{~F}
\end{aligned}
$$

Jitter due to droop is proportional to the droop and transition time:

$$
\mathrm{t} J=\mathrm{t} \uparrow \times \mathrm{D}(\mathrm{Eq} 2)
$$

where:
$\mathrm{t} \mathrm{J}=\mathrm{jitter}(\mathrm{s})$
tT $=$ transition time (s) (0 to 100\%)
D = droop (\% of signal amplitude)
Jitter due to $2 \%$ droop and assumed 1 ns transition time is:

$$
\begin{gathered}
t \mathrm{~J}=1 \mathrm{~ns} \times 0.02 \\
\mathrm{t} J=20 \mathrm{ps}
\end{gathered}
$$

The transition time in a real system depends on the frequency response of the cable driven by the serializer.

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance



Figure 19. Two Capacitors per Link, AC-Coupled, DC-Balanced Mode

The capacitor value decreases for a higher frequency parallel clock and for higher levels of droop and jitter. Use high-frequency, surface-mount ceramic capacitors.
Equation 1 altered for four series capacitors (Figure 20) is:

$$
C=-(4 \times \operatorname{tB} \times D S V) /(\ln (1-D) \times(R T+R o))(E q 3)
$$

Fail-Safe
The MAX9242/MAX9244/MAX9246/MAX9254 have failsafe LVDS inputs in non-DC-balanced mode (Figure 1). Fail-safe drives the outputs low when the corresponding LVDS input is open, undriven and shorted, or undriven and parallel terminated. The fail-safe on the LVDS clock input drives all outputs low when power is stable. Failsafe does not operate in DC-balanced mode.

## Input Bias and Frequency Detection

In DC-balanced mode, the inverting and noninverting LVDS inputs are internally connected to +1.2 V through $42 \mathrm{k} \Omega$ (min) to provide biasing for AC-coupling (Figure 1). To prevent switching due to noise when the clock input is not driven, bias the clock inputs ( $\mathrm{RxCLKIN}+$,

RxCLKIN-) to differential +15 mV by connecting a $10 \mathrm{k} \Omega$ $\pm 1 \%$ pullup resistor between the noninverting input and LVDSVCC, and a $10 \mathrm{k} \Omega \pm 1 \%$ pulldown resistor between the inverting input and ground. These bias resistors, along with the $100 \Omega \pm 1 \%$ tolerant termination resistor, provide +15 mV of differential input. The +15 mV bias causes some small degradation of RSKM proportional to the slew rate of the clock input. For example, if the clock transitions 250 mV in 500 ps , the slew rate of $0.5 \mathrm{mV} / \mathrm{ps}$ reduces RSKM by 30ps.

## Unused LVDS Data Inputs

In non-DC-balanced mode, leave unused LVDS data inputs open. In non-DC-balanced mode, the input failsafe circuit drives the corresponding outputs low, and no pullup or pulldown resistors are needed. In DC-balanced mode, at each unused LVDS data input, pull the inverting input up to LVDSVCc using a $10 \mathrm{k} \Omega$ resistor, and pull the noninverting input down to ground using a $10 \mathrm{k} \Omega$ resistor. Do not connect a termination resistor. The pullup and pulldown resistors drive the corresponding outputs low and prevent switching due to noise.

# 21－Bit Deserializers with Programmable Spread Spectrum and DC Balance 



Figure 20．Four Capacitors per Link，AC－Coupled，DC－Balanced Mode

## Link Power－Up Sequence

The recommended link power－up sequence is to power up the serializer，wait until the serializer PLL locks，and then power up the deserializer．This sequence prevents the deserializer from seeing an undriven or unstable input when powering up．

## $\overline{\text { PWRDWN }}$

Driving $\overline{\text { PWRDWN }}$ low puts the outputs in high imped－ ance，stops the PLL，and reduces supply current to $50 \mu \mathrm{~A}$ or less．Driving PWRDWN high drives the outputs low until the PLL locks．The outputs of two deserializers can be bused to form a 2：1 mux with the outputs con－ trolled by PWRDWN．Wait 100ns between disabling one deserializer（driving PWRDWN low）and enabling the second one（driving PWRDWN high）to avoid con－ tention of the bused outputs．

## Power－Supply Bypassing

There are separate on－chip power domains for digital circuits，outputs，PLL，and LVDS inputs．Bypass each $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{C} C O}, \mathrm{PLLV}_{\mathrm{CC}}$ ，and LVDSV CC with high－frequency，
surface－mount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible，with the smallest value capacitor closest to the supply pin．

## Cables and Connectors

Interconnect for LVDS typically has a differential imped－ ance of $100 \Omega$ ．Use cables and connectors that have matched differential impedance to minimize impedance discontinuities．
Twisted－pair and shielded twisted－pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field cancel－ ing effects．Balanced cables pick up noise as common mode，which is rejected by the LVDS receiver．

## Board Layout

Keep the LVTTL／LVCMOS outputs and LVDS input sig－ nals separated to prevent crosstalk．A four－layer PC board with separate layers for power，ground，LVDS inputs，and digital signals is recommended．Layout PC board traces for $100 \Omega$ differential characteristic imped－ ance．The trace dimensions depend on the type of

# 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance 

trace used (microstrip or stripline). Note that two $50 \Omega$ PC board traces do not have $100 \Omega$ differential impedance when brought close together-the impedance goes down when the traces are brought closer.
Route the PC board traces for an LVDS channel (there are two conductors per LVDS channel) in parallel to maintain the differential characteristic impedance. Place the termination resistor at the end of the PC board traces within a $1 / 4$ inch of the LVDS receiver input. Avoid vias. If vias must be used, use only one pair per LVDS channel and place the via for each line at the same point along the length of the PC board traces. This way, any reflections will occur at the same time. Do not make vias into test points for ATE. Make LVDS clock and data pairs the same length on the PC board to avoid pair-to-pair skew. Make the PC board traces that make up a differential pair the same length to avoid skew within the differential pair.

5V-Tolerant Input
$\overline{\text { PWRDWN }}$ is 5 V tolerant and is internally pulled down to GND. SSG and DCB are not 5V tolerant. The input voltage range for SSG and DCB is nominally ground to VCC.

## Skew Margin (RSKM)

Skew margin (RSKM) is the time allowed for degradation of the serial-data sampling setup and hold times by sources other than the deserializer. The deserializer sampling uncertainty is accounted for and does not need to be subtracted from RSKM. The main outside contributors of jitter and skew that subtract from RSKM are interconnect intersymbol interference, serializer pulse position uncertainty, and pair-to-pair path skew.
Vcco Output Supply and Power Dissipation The outputs have a separate supply (VCCO) for interfacing to systems with 1.8 V to 5 V nominal input logic levels. The DC Electrical Characteristics table gives the maximum supply current for $\mathrm{VCCO}=3.6 \mathrm{~V}$ with 8 pF load at several switching frequencies with all outputs switching in the worst-case switching pattern. The approximate incremental supply current for $\mathrm{V}_{\mathrm{cco}}$ other than 3.6 V with the same 8 pF load and worst-case pattern can be calculated using:

$$
\begin{aligned}
\mathrm{II}= & \mathrm{C}_{\mathrm{T} V} V_{I} 0.5 \mathrm{fc} \times 21 \text { (data outputs) } \\
& +\mathrm{CT}_{\mathrm{T}} \mathrm{IfC} \times 1 \text { (clock output) }
\end{aligned}
$$

where:
II = incremental supply current
$\mathrm{C}_{\mathrm{T}}=$ total internal (CINT) and external (CL) load capacitance
$\mathrm{V}_{\mathrm{I}}=$ incremental supply voltage
$\mathrm{ff}_{\mathrm{C}}=$ output clock switching frequency

The incremental current is added to (for $\mathrm{Vcco}>3.6 \mathrm{~V}$ ) or subtracted from (for VCCO $<3.6 \mathrm{~V}$ ) the DC Electrical Characteristics table maximum supply current. The internal output buffer capacitance is CINT $=6 \mathrm{pF}$. The worst-case pattern switching frequency of the data outputs is half the switching frequency of the output clock.
In the following example, the incremental supply current of the MAX9244 in spread and DC-balanced mode is calculated for $\mathrm{VCCO}=5.5 \mathrm{~V}$, fc $=34 \mathrm{MHz}$, and $\mathrm{CL}=8 \mathrm{pF}$ :

$$
\begin{gathered}
V_{I}=5.5 \mathrm{~V}-3.6 \mathrm{~V}=1.9 \mathrm{~V} \\
\mathrm{C}_{\mathrm{T}}=\mathrm{CINT}^{2}+\mathrm{CL}_{\mathrm{L}}=6 \mathrm{pF}+8 \mathrm{pF}=14 \mathrm{pF}
\end{gathered}
$$

where:
$\mathrm{I}=\mathrm{CTV}$ I $0.5 \mathrm{ff} \times 21$ (data outputs) $+\mathrm{CTV}_{\mathrm{V}} \mathrm{fC} \times 1$ (clock output)
$\mathrm{I}=(14 \mathrm{pF} \times 1.9 \mathrm{~V} \times 0.5 \times 34 \mathrm{MHz} \times 21)+(14 \mathrm{pF} \times 1.9 \mathrm{~V} \times$ 34 MHz )
$\|=9.5 \mathrm{~mA}+0.9 \mathrm{~mA}=10.4 \mathrm{~mA}$.
The maximum supply current in DC-balanced mode for $\mathrm{VCC}=\mathrm{VCCO}=3.6 \mathrm{~V}$ at $\mathrm{fc}=34 \mathrm{MHz}$ is 125 mA (from the DC Electrical Characteristics table). Add 10.4 mA to get the total approximate maximum supply current at $\mathrm{V}_{\mathrm{CCO}}$ $=5.5 \mathrm{~V}$ and $\mathrm{VCC}=3.6 \mathrm{~V}$.
If the output supply voltage is less than $\mathrm{VCCO}=3.6 \mathrm{~V}$, the reduced supply current can be calculated using the same formula and method.
At high switching frequency, high supply voltage, and high capacitive loading, power dissipation can exceed the package power dissipation rating. Do not exceed the maximum package power dissipation rating. See the Absolute Maximum Ratings for maximum package power dissipation capacity and temperature derating.

## Rising- or Falling-Edge Output Strobe

 The MAX9242 has a rising-edge output strobe, which latches the parallel output data into the next chip on the rising edge of RxCLKOUT. The MAX9244/MAX9246/ MAX9254 have a falling-edge output strobe, which latches the parallel output data into the next chip on the falling edge of RxCLKOUT. The deserializer output strobe polarity does not need to match the serializer input strobe polarity.
## Three-Level Logic Inputs

SSG and DCB (DCB mid level is reserved) are three-level-logic inputs. A logic-high input voltage must be greater than +2.5 V and a logic-low input voltage must be less than +0.8 V . A mid-level logic is recognized by the MAX9242/MAX9244/MAX9246/MAX9254 when the input is left open or connected to a driver in a highimpedance state. A weak inverter on the input stage of

# 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance 

SSG and DCB provides the proper mid-level voltage under conditions of low input current. The mid-level input current must not be greater than $\pm 10 \mu \mathrm{~A}$, and the mid-level logic state cannot be driven with an external voltage source.

IEC 61000-4-2 Level 4 and ISO 10605 ESD Protection
The MAX9242/MAX9244/MAX9246/MAX9254 ESD tolerance is rated for Human Body Model, IEC 61000-4-2 and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. All LVDS inputs on the MAX9242/MAX9244/ MAX9246/MAX9254 meet ISO 10605 ESD protection at $\pm 30 \mathrm{kV}$ Air-Gap Discharge and $\pm 6 \mathrm{kV}$ Contact Discharge and IEC 61000-4-2 ESD protection at $\pm 15 \mathrm{kV}$ Air-Gap Discharge and $\pm 8 \mathrm{kV}$ Contact Discharge. All other pins meet the Human Body Model ESD tolerance of $\pm 2.5 \mathrm{kV}$. The Human Body Model discharge components are Cs $=100 \mathrm{pF}$ and $\mathrm{RD}_{\mathrm{D}}=1.5 \mathrm{k} \Omega$ (Figure 21). The IEC 61000-42 discharge components are $\mathrm{CS}_{\mathrm{S}}=150 \mathrm{pF}$ and $\mathrm{RD}_{\mathrm{D}}=$ $330 \Omega$ (see Figure 22). The ISO 10605 discharge components are $\mathrm{Cs}=330 \mathrm{pF}$ and $\mathrm{RD}=2 \mathrm{k} \Omega$ (Figure 23).


Figure 21. Human Body ESD Test Circuit


Figure 22. IEC 61000-4-2 Contact Discharge ESD Test Circuit


Figure 23. ISO 10605 Contact Discharge ESD Test Circuit
Pin Configuration


Chip Information
PROCESS: CMOS

## 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Revision History
Pages changed at Rev 1: 1-4, 7-14, 17-22
Pages changed at Rev 2: 1, 2, 4, 22

